


+3V3 FPGA I/O / main digital voltage



### Digital TX

Power supply & config

### OH2NLT

DRAWING NO.

Drawn


02.12.2007

JNi

Page 2/4

Rev. A 19.12.2007

Appr.



Use options for Active Serial load

STD	0	1	0	1
MSEL2	0	1	MSEL0	0
FAST	1	0		